module half_adder_1
(
    input                                   clk,
    input      [31 : 0]                        d,
    output reg [31 : 0]                        q
);

    always@(posedge clk)
        q <= d + 32'b1;

endmodule